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Abstract—A self-repairing robot utilising a spiking astrocyte-
neuron network is presented in this paper. It uses the output 
spike frequency of neurons to control the motor speed and robot 
activation. A software model of the astrocyte-neuron network 
previously demonstrated self-detection of faults and its self-
repairing capability. In this paper the application demonstrator 
of mobile robotics is employed to evaluate the fault-tolerant ca-
pabilities of the astrocyte-neuron network when implemented in 
a hardware-based robotic car system. Results demonstrated that 
when 20% or less synapses associated with a neuron are faulty, 
the robot car can maintain system performance and complete the 
task of forward motion correctly. If 80% synapses are faulty, the 
system performance shows a marginal degradation, however this 
degradation is much smaller than that of conventional fault-
tolerant techniques under the same levels of faults. This is the 
first time that astrocyte cells merged within spiking neurons 
demonstrates a self-repairing capabilities in the hardware system 
for a real application. 
 Keywords—astrocyte; fault-tolerant; robot car; spiking neu-
ral networks; repair; self-adaptive. 
I. INTRODUCTION 
As the hardware device geometries scale down, the reliabil-
ity of devices become lower, exhibiting higher risks of faults 
occurring post-manufacturing. Faults in electronic systems 
include permanent faults from a wear-out effect, rupture in a 
manufacturing process and temporary faults caused by power 
supply fluctuations and radiation effects. Therefore engineers 
must aim to design reliable systems on unreliable fabrics. Tra-
ditional fault-tolerant approaches include redundancy models 
[1], [2], error correction techniques [3], and reconfiguration 
computing [4], [5] etc. These approaches only provide limited 
levels of reliability due to the inherent architectural constraints. 
Recent approaches start to look to biology for inspiration in 
exploiting the efficient and reliable computing properties. Bio-
inspired systems provide high levels of parallel computing 
which model varied levels of computationally efficient biologi-
cal systems. Various approaches have been proposed, e.g. us-
ing VLSI technique to implement neuro-biological architec-
tures [6] (i.e. neuromorphic chips); bio-inspired systems for 
learning and information processing (e.g. visual object recogni-
tion and tracking [7]–[9]) and neuro-inspired controller [10] 
and robots [11]. These systems are designed and implemented 
based on large-scale high density chips, therefore the system 
reliability is an increasing design challenge [12]–[14], which 
requires the system can be adaptive to faulty conditions post-
manufacturing. The bio-inspired system has shown the poten-
tial to mimic the fault-tolerant computing capability in the 
brain [5], [15]–[17]. For example in our previous work [18], a 
bio-inspired fault detection and self-correction mechanism for 
the neuro-inspired PID controller [10] is proposed. It used the 
synapse models with excitatory and inhibitory responses to 
detect the faults of spike-based PID controller. This approach 
and related approaches (e.g. [15]) underpin that the future elec-
tronic system can harness similar mechanisms that are found in 
biology to fully realise the fault-tolerant and self-repairing 
capabilities for the hardware systems. Recent research have 
highlighted that one type of glial cells, astrocyte, continually 
couples with synapses and neurons, and plays a curial rule in 
the brain re-wiring [19]. The authors have previously devel-
oped a computational model for the spiking astrocyte-neuron 
networks (SANN) which captures this behaviour [20], [21] and 
have demonstrated how astrocytes cells merged within spiking 
neurons can perform distributed and fine grained self-repair 
under the presence of faults. In this paper, we go further and 
propose a mobile robot car hardware architecture, which 
demonstrates the self-repairing mechanism of the SANN in 
hardware and in particular, evaluates the system performance 
under various fault conditions in this real application.  This is 
the first time that astrocyte cells merged within spiking neurons 
demonstrate self-repairing capabilities in the hardware system 
for a real application. Section II outlines the authors’ current 
self-repairing SANN software model. Section III introduces the 
hardware architecture of the self-repairing robot car and section 
IV provides the experimental results under various faulty con-
ditions to demonstrate the repair capability. Section V provides 
a summary and conclusion. 
II. SPIKING ASTROCYTE-NEURON NETWORKS 
This section provides a brief background on how astrocytes 
interact with spiking neurons. Astrocytes enwrap many synap-
ses which are connected to a neuron, and it is this process by 
which bi-directional communication is performed. This type of 
synapse is known as a tripartite synapse. In a tripartite synapse, 
the arrival of an action potential axon, releases glutamate 
across the cleft and binds to receptors on the post-synaptic 
dendrite causing a depolarization of the post-synaptic neuron; 
then voltage gated channels on the dendrite allow the influx of 
calcium (𝐶𝑎2+) into the dendrite causing endocannabinoids to 
be synthesized and subsequently released from the dendrite. 
The 2-arachidonyl glycerol (2-AG), a type of endocannabinoid 
and retrograde messenger, is known to feed back to the pre-
synaptic terminal in two ways: (a) Directly. 2-AG binds direct-
ly to type 1 Cannabinoid Receptors (CB1Rs) on the pre-
synaptic terminal. This results in a decrease in transmission 
probability (PR) and is termed Depolarization-induced Sup-
pression of Excitation (DSE); and (b) Indirectly. 2-AG binds to 
CB1Rs on an astrocyte which enwraps the synapse increasing 
𝐼𝑃3 levels within the astrocyte and triggering the intracellular 
release of 𝐶𝑎2+. This results in the astrocytic release of gluta-
mate which binds to pre-synaptic group I metabotropic Gluta-
mate Receptors (mGluRs). Such signalling results in an in-
crease of synaptic transmission PR termed e-SP. The associat-
ed PR of each synapse is affected by the DSE and e-SP (1): 
𝑃𝑅(𝑡) = (
𝑃𝑅(𝑡0)
100
× 𝐷𝑆𝐸(𝑡)) + (
𝑃𝑅(𝑡0)
100
× 𝑒𝑆𝑃(𝑡)) (1) 
where 𝑃𝑅(𝑡0) is the initial PR. The signal exchange and chem-
ical transmission in the tripartite synapse are briefly described 
as follows: when a post synaptic neuron fires, 2-AG is released 
and described in (2) by: 
 
𝑑(𝐴𝐺)
𝑑𝑡
=
−𝐴𝐺
𝜏𝐴𝐺
+ 𝑟𝐴𝐺𝛿(𝑡 − 𝑡𝑠𝑝) (2) 
where 𝐴𝐺 is the quantity of the released 2-AG; 𝜏𝐴𝐺  and 𝑟𝐴𝐺  is 
the decay and production rate of 2-AG, respectively; 𝑡𝑠𝑝 is the 
time of the post-synaptic spike. When the 2-AG binds to 
CB1Rs on the astrocyte, 𝐼𝑃3 is generated which is dependent 
on the amount of released 2-AG and is given by (3). 
 
𝑑(𝐼𝑃3)
𝑑𝑡
=
𝐼𝑃3
∗ − 𝐼𝑃3
𝜏𝑖𝑝3
+ 𝑟𝑖𝑝3𝐴𝐺 (3) 
where 𝐼𝑃3 is the quantity within the cytoplasm, 𝐼𝑃3
∗ is the base-
line of 𝐼𝑃3 when the cell is in a steady state and receiving no 
input, 𝜏𝑖𝑝3  and 𝑟𝑖𝑝3  is the decay and production rate of 𝐼𝑃3 , 
respectively. The 𝐶𝑎2+ dynamics within the cell is described 
by (4). 
𝑑(𝐶𝑎2+)
𝑑𝑡
= 𝐽𝑐ℎ𝑎𝑛(𝐶𝑎
2+, ℎ, 𝐼𝑃3) + 𝐽𝑙𝑒𝑎𝑘(𝐶𝑎
2+)
− 𝐽𝑝𝑢𝑚𝑝(𝐶𝑎
2+) 
(4) 
where 𝐽𝑐ℎ𝑎𝑛  is the 𝐼𝑃3  and 𝐶𝑎
2+ -dependent 𝐶𝑎2+  release, 
𝐽𝑝𝑢𝑚𝑝 is the amount of 𝐶𝑎
2+ pumped from the cytoplasm into 
the Endoplasmic Reticulum (ER), 𝐽𝑙𝑒𝑎𝑘  is the 𝐶𝑎
2+  which 
leaks out of the ER. In this approach, a linear correspondence 
is assumed between the released 2-AG and the DSE, and given 
by: 
 𝐷𝑆𝐸 = 𝐴𝐺 × 𝐾𝐴𝐺  (5) 
where AG is the amount of released 2-AG, 𝐾𝐴𝐺  is a scaling 
factor used to convert the level of 2-AG into the desired nega-
tive range. The intracellular astrocytic calcium dynamic are 
used to regulate the release of glutamate from the astrocyte 
which drives e-SP. The quantity of released glutamate targeting 
group I mGluRs is given by: 
 
𝑑(𝐺𝑙𝑢)
𝑑𝑡
=
−𝐺𝑙𝑢
𝜏𝐺𝑙𝑢
+ 𝑟𝐺𝑙𝑢𝛿(𝑡 − 𝑡𝐶𝑎) (6) 
where 𝐺𝑙𝑢  is the quantity of glutamate, 𝜏𝐺𝑙𝑢  and 𝑟𝐺𝑙𝑢  are the 
decay and production rate of glutamate respectively, and 𝑡𝐶𝑎 is 
the time of the 𝐶𝑎2+ threshold crossing. The level of e-SP is 
dependent on the quantity of glutamate, which is modelled by 
(7) where 𝜏𝑒𝑆𝑃  is the decay rate of e-SP, 𝑚𝑒𝑆𝑃 is a weighting 
constant. 
 𝜏𝑒𝑆𝑃
𝑑(𝑒𝑆𝑃)
𝑑𝑡
= −𝑒𝑆𝑃 +𝑚𝑒𝑆𝑃𝐺𝑙𝑢(𝑡) (7) 
For the neuron model, the Leaky Integrate and Fire (LIF) 
[22] is used due to its simplistic nature, as given by: 
 𝜏𝑚
𝑑𝑣
𝑑𝑡
= −𝑣(𝑡) + 𝑅𝑚∑ 𝐼𝑠𝑦𝑛
𝑖 (𝑡)
𝑚
𝑖=1
 (8) 
where 𝜏𝑚  and 𝑣 is the time constant and membrane potential 
respectively, 𝑅𝑚  is the membrane resistance, 𝐼𝑠𝑦𝑛
𝑖 (𝑡)  is the 
current injected to the neural membrane at synapse 𝑖. The firing 
threshold voltage is 9mv. The neuron model also includes a 
refractory period of 2ms. 
The synapse model is a probabilistic-based model. A uni-
formly distributed pseudorandom number generator is used to 
generate a random number which is denoted by 𝑟𝑎𝑛𝑑. If it is 
less than or equal to the release PR, a fixed current 𝐼𝑖𝑛𝑗  is in-
jected into the LIF neuron shown by: 
 𝐼𝑠𝑦𝑛
𝑖 (𝑡) = {
𝐼𝑖𝑛𝑗 , 𝑟𝑎𝑛𝑑 ≤ 𝑃𝑅
0, 𝑟𝑎𝑛𝑑 > 𝑃𝑅
 (9) 
The signal pathways of DSE in (5) and e-SP in (7) modu-
late the PR of the synapse as shown by (1). More details on the 
self-repair mechanism in the SANN can be found in our previ-
ous works [20], [21]. 
III. SELF-REPAIRING ROBOT CAR 
In this section, the self-repairing robot car hardware archi-
tecture is presented. The concept and principle of spiking as-
trocyte-neuron networks are given firstly; then the self-
repairing robot car hardware architecture and implementation 
are discussed in detail. 
A. Self-repairing strategy of the spiking astrocyte-neuron 
networks 
An example of a spiking astrocyte-neuron network frag-
ment is given in Fig. 1 which illustrates the proposed self-
repair paradigm. Astrocyte, A, enwraps the synapses connected 
to neurons N1 and N2. The 2-AG (DSE) is a local signal asso-
ciated with each synapse connected to N1 or N2. The e-SP is a 
global signal associated with all synapses connected to astro-
cyte A. To illustrate the self-repair concept, we first consider 
the healthy network in Fig. 1(a). In this case, the direct and 
indirect signals from DSE and e-SP compete at each synapse 
and PR reaches a stable state. In Fig. 1(b), a fault occurs at the 
synapses associated with N2, hence both direct and indirect 
retrograde feedback from N2 cease. This creates an imbalance 
in PR at all synapses associated with N2; however the PR of 
the healthy synapses associated with N2 are enhanced to re-
store the firing activity of N2. This is due to the indirect retro-
grade feedback from N1. This is the principle of self-repair 
which allows the detection of fault(s) in synapses and the cata-
lyst for repair whereby PR of healthy synapses is increased. 
This process is regulated by the astrocyte. The astrocyte-
neuron coupling system and self-repair mechanism were brief-
ly discussed in this subsection however more details can be 
found in our previous work [20], [21]. 
B. Self-repairing mechanism of the robot car 
The robot car hardware implementation is shown in Fig. 2, 
which consists of three parts – (a). The spiking astrocyte-
neuron network FPGA implementation which is the controlling 
module for the robot car; (b). A robot car wheel mobile hard-
ware module which includes the voltage level converter, motor 
driver circuit and motors; and (c). An FPGA hardware module 
which reads signal data and presents to monitoring software on 
a PC (this is used for aiding the design and performance analy-
sis of the FPGA-based astrocyte-neuron network running on 
the robot). The self-repairing mechanism for the robot car is 
presented in detail in the following text. 
Fig. 2(a) illustrates the FPGA hardware architecture of the 
spiking astrocyte-neuron network (SANN). It includes two 
neurons and one astrocyte. For each neuron, several synapses 
are associated. This small network fragment is used to control 
the robot car and allows demonstration of the repair principle 
in a real hardware application. A key component in the SANN 
is the neuron facility (e.g. Neuron #1 and #2 in Fig. 2(a)). The 
neuron facility receives the signals from synapses (shown by 
eqn. (9) and (8)) and outputs the spike signals, e.g. 2-AG and 
DSE. In the neuron facility, the LIF neuron model of (8) is 
used. When a post synaptic neuron fires, 2-AG is released by 
 
Fig. 1. Spiking astrocyte-neuron networks which illustrates endocannabinoid self-repair. 
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Fig. 2. Robot car hardware architecture. (a). Spiking astrocyte-neuron network FPGA implementation where FMMM denotes the frequency moving mean 
module. (b). Robot wheel car. (c). Signals collection and monitoring software. 
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(2) and DSE is generated by (5), which are the core process in 
the neuron facilities. The released 2-AG binds to the CB1Rs on 
the astrocyte process, which results in the indirect increase of 
synaptic transmission PR. However, the DSE has a direct effect 
on the pre-synaptic terminal, i.e. decreasing the synaptic 
transmission PR. The astrocyte facility in the SANN receives 
the signal of 2-AG from the neuron facilities, and outputs the 
signal of e-SP to the synapses to modulate the synaptic trans-
mission PR. This process is described by the equations of (3), 
(4), (6), (7) and (1), which can be summarized as follows. After 
the 2-AG binds to CB1Rs of the astrocyte, the 𝐼𝑃3 is generated 
in the astrocyte facility (see  (3)); Due to the 𝐼𝑃3 generation, 
the 𝐶𝑎2+  in the astrocyte has a dynamic change (see (4)), 
which is described by three channels - 𝐽𝑐ℎ𝑎𝑛, 𝐽𝑙𝑒𝑎𝑘  and 𝐽𝑝𝑢𝑚𝑝; 
then the intracellular astrocytic calcium dynamic regulates the 
release of glutamate (see (6)), which drives the e-SP (see (7)). 
The e-SP is the output signal of the astrocyte facility, which 
connects to synapse facilities and has the effects on the pre-
synaptic terminals, i.e. increasing the synaptic transmission PR. 
The synapse facility is designed using a probabilistic-based 
synapse model in (9). It receives the input train spikes, a seed 
signal for the random number generator, the DSE/e-SP signals 
from neuron/astrocyte facilities; and has one output signal (i.e. 
synVarOut in Fig. 2(a)) which is connected to the neuron facil-
ity. As discussed previously, the synaptic transmission PR is 
regulated by the DSE and e-SP. Two PR adjustors are designed 
for the regulation process where the former (for DSE) is used 
to decrease the PR value and the latter (for e-SP) increases the 
PR value. Besides these, another input fault enable signal (i.e. 
synVarFaultEna) is designed to simulate a fault. If it is high, 
the PR value is set to be very low (e.g. 0.1 in this approach); 
otherwise the PR has an initial value of 0.5 and only effected 
by the DSE and e-SP. 
The output signals of the SANN are the spikes from the 
neuron facilities. The spike outputs from the neurons are used 
to control the motors of the robot car. As the synapses use the 
probabilistic-based model, the frequency of the neuron output 
spike is not fixed and has fluctuations. In this approach, a mov-
ing mean algorithm is employed to smooth out the short-term 
frequency fluctuations and highlight the long-term trends, 
which is given by: 
 𝑓′ =
1
𝑛
∑ 𝑓𝑚−𝑖
𝑛−1
𝑖=0
 (10) 
where 𝑓′ is the average frequency which is used to control the 
robot motor, 𝑚 is the current time point, 𝑛 is the size of the 
neuron frequency subset, and 𝑓𝑚−𝑖 is the neuron frequency at 
the time point of (𝑚 − 𝑖). This calculation process creates a 
series of average frequency of different subset of the full neu-
ron frequency data set. The frequency moving mean module 
(i.e. FMMM in the Fig. 2(a)) is designed to calculate the 𝑓′. 
It’s hardware architecture is shown by Fig. 3.  
The FMMM includes a FIFO with 2𝑘 depth where 2𝑘 = 𝑛. 
When a new neuron frequency data enters the FIFO, it is added 
to the frequency summary (𝑓𝑠𝑢𝑚); if the FIFO is full and a 
neuron frequency data is removed from FIFO, the 𝑓𝑠𝑢𝑚 is sub-
tracted by this value. Therefore, the FIFO component stores the 
neuron frequency data with the subset size of 𝑛, and the 𝑓𝑠𝑢𝑚 is 
the summary of all the data in this subset. In order to calculate 
𝑓′, 𝑓𝑠𝑢𝑚 is shifted by 𝑘-bit to implement the division and the 
result is equal to the average frequency 𝑓′. Comparing to the 
direct implementation of the division operation in hardware, 
using the bit-shift operation saves the hardware resource cost 
and achieves a high computation speed, as the division opera-
tion in FPGA occupies lots of area and takes several clock 
cycles for completion. The size of neuron frequency subset and 
performance analysis is given in section IV. 
The output of the FMMM, i.e. the average spike frequency, 
𝑓′ , is connected to the spike to PWM module. This module 
converts the 𝑓′ to the duty cycle value for the PWM controller, 
using the function of (11), 
 𝐷 = 𝐹(𝑓′) (11) 
where 𝐹  is the mapping function, 𝐷  is the duty cycle value. 
The duty cycle value is connected to the PWM controller 
which controls the motor of the robot car. The mapping func-
tion 𝐹 and PWM controller design (e.g. the PWM frequency 
etc) depend on the application. The next section outlines the 
detailed function and parameters for the application, and pro-
vides a range of experimental results to demonstrate the self-
repairing capabilities of the proposed robot car hardware sys-
tem. 
IV. EXPERIMENTAL RESULTS 
This section presents the robot car hardware setup and the 
experimental results on the proposed self-repairing hardware 
architecture. The SANN and motor controlling modules in Fig. 
2(a) were implemented on a Xilinx Virtex-7 XC7VX485T-
...
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Fig. 3. FMMM architecture. 
 
Fig. 4. The robot car with SANN system based on the FPGA device. (a). 
FPGA device. (b). Motor drive circuits. (c). Mobile robot car. 
 
 
2FFG1761C FPGA device, which includes the astrocyte-
neuron network of two neurons and one astrocyte. Each neuron 
is associated with ten synapses and the frequency of the input 
spike train is set at ~10Hz in these experiments. This value sets 
the speed of the robot car and is selected based on the size of 
the robot. The initial transmission synaptic PR is 0.5. Faults are 
injected in the astrocyte-neuron network hardware by reducing 
the PR of selected synapses to a value of 0.1. This method 
enables permanent hardware faults such as open circuits to be 
emulated. In addition, temporary faults can also be emulated by 
temporally reducing PR. The fault rate denotes the percentage 
of faulty synapses associated with specific neuron, e.g. fault 
rate 40% means 4 of 10 synapses connected to a neuron are set 
to have PR=0.1, e.g. faulty. The output of the PWM controller 
is connected to an H-bridge motor driver circuits using L298 
ICs, see Fig. 2(b) and Fig. 4(b). The speed and direction of the 
robot car are controlled by the two PWM controllers imple-
mented in the FPGA device. The robot car is shown in the Fig. 
4(c) with the FPGA platform (Fig. 4(a)) mounted. A signal 
monitoring framework in our previous work [23] is employed 
to probe hardware signals and collect data from circuits run-
ning on the FPGA device. The signal data is uploaded to a PC 
for real-time analysis. The signals of interested are highlighted 
(coloured brown) in Fig. 2.  
A straight line moving task is set for the robot car. The out-
put spike of neuron #1 and #2 are designed to drive the left and 
right wheels of the robot car, as illustrated by Fig. 2. In order to 
implement this task, for the FMMM, a 214 depth FIFO is used 
to calculate the average frequency 𝑓′, and the mapping func-
tion in (11) is given by a piecewise function where a duty cycle 
is given based on the value of average frequency 𝑓′. In this 
approach, the PWM frequency is 500Hz, resolution is 256 (i.e. 
𝑟 = 8), 𝑓𝑚𝑎𝑥
′  is 10Hz. Based on (11), given any average fre-
quency 𝑓′, the duty cycle (i.e. 𝐷) can be calculated. The value 
of D is then used to control the robot’s left and right wheel 
motors. 
For the first experiment, the robot car is tested under no 
faults, i.e. the fault rate is 0%. Neuron #1 and #2 receive the 
pre-synaptic stimuli, also coupled with the astrocyte via the 2-
AG signal. When the membrane potential is larger than the 
threshold value, they output spikes. Fig. 5 shows the data for 
the variables of both neurons. The first and tenth synapses are 
selected to give the captured data for the synaptic transmission 
PR values, as two examples only (this is to provide clarity in 
viewing the PR). The synapses have an initial PR value of 
~0.5, and change to an average value of ~0.25 after coupling 
with DSE and e-SP, i.e. the astrocyte-neuron network regulates 
the steady state value of PR when no faults are present. For the 
DSE and e-SP, they achieve a stable value after ~100s, i.e. -
201 and 190 respectively. Fig. 5(e) gives the output frequencies 
of neuron #1 and #2. It can be seen that although the data have 
some fluctuations, but both neurons achieve very similar pro-
files. The average frequencies are almost same (i.e. ~7Hz), see 
Fig. 5(f). This calculation process from frequency to the aver-
age frequency is completed by the FMMM using (10). The 
average frequencies of the neuron output spikes are used to 
control the duty cycle of the PWM controller, i.e. to control the 
speed the robot car wheels. Fig. 5(g) gives the duty cycles for 
both neurons. The neuron #1 and #2 have the same duty cycles, 
i.e. ~40% duty cycle for the PWM controller; therefore the 
motors of the left and right wheels have the same speed, and 
the robot car moves straight. This experiment confirms that the 
proposed hardware SANN, under non faulty conditions, can 
control the robot car to complete the straight line moving task. 
In the next experiment, the fault rate of neuron #2 is set to 
be 20%, i.e. two of the ten synapses associated with neuron #2 
 
Fig. 5. Neuron #1 (blue) and #2 (red) and correponding outputs in the robot car 
under no fault. 
 
 
 
Fig. 6. Neuron #1 (blue) and #2 (red) and correponding outputs in the robot car 
under 20% fault rate. 
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are injected with faults therefore their PR value is reduced. Fig. 
6 gives the results of variables related to both neurons. The first 
and second synapses are damaged for the neuron #2 in this 
experiment. Fig. 6(a) shows the synaptic transmission PR value 
for the damaged synapse of neuron #2 in coloured red. After 
200s, the first synapse of neuron #2 is injected by a fault, thus 
the PR value is changed to 0.1 (i.e. the same value in the soft-
ware model approach [20]). It is much lower than the normal 
initial healthy value (i.e. 0.5), as shown by the Fig. 6(a). After 
the fault occurs, the healthy synapses are enhanced by the 
feedback from the astrocyte facility in the SANN (i.e. they 
have a larger synaptic transmission PR values), as shown by 
the Fig. 6(b) where the healthy synapse of neuron #2 in red has 
a slightly larger PR value than the neuron #1 in blue. This is 
the repair process which aims to maintain the neuron output 
frequency to the target value. Fig. 6(e) and (f) give the neuron 
frequencies and average frequencies for both neurons. It can be 
seen that the neuron #2 (with 20% faulty synapses) has the 
same output frequencies as neuron #1 (with all healthy synap-
ses). As a result, the duty cycles for both neurons are the same, 
which are shown by Fig. 6(g). Note that they also achieve the 
same values as the first experiment (i.e. no fault in Fig. 5(g)). 
In this experiment, even though the neuron #2 has 20% faulty 
synapses, the robot car can still complete the straight line mov-
ing task, due to the self-repairing capability of the astrocyte 
facility in the SANN system. 
In the third experiment, the fault rate of neuron #2 is in-
creased to 40% where the associated first to fourth synapses 
are damaged. Fig. 7 shows the experiment results. After inject-
ing the faults at 200s, for neuron #2 the synaptic transmission 
PR value of the first synapse is 0.1 and the PR value of the 
tenth synapse (i.e. the healthy synapse) is enhanced by the 
astrocyte, as discussed previously. Compared to the 20% fault 
rate, the PR enhancement of the healthy synapses under 40% 
fault rate is larger, e.g. the PR value increases from average 
0.25 to 0.35-0.4 for the 40% fault rate, and only from average 
0.25 to 0.3 for the 20% fault rate. For the output, the neuron #2 
has almost the same spike frequency as the neuron #1, as 
shown by Fig. 7(e) and (f). At some specific time point, the 
neuron #2 has a little lower frequency, e.g. at time steps 220s, 
250s, 300s etc. For these time points, the duty cycles of neuron 
#2 (i.e. 20%) is smaller than neuron #1 (i.e. 40%), which im-
plies that a slight difference in speed is driven to each wheel; 
although this is minimal given the system is under a 40% fault 
rate. Fig. 7 shows that the neuron #2 outputs the same speed as 
neuron #1 for most of time points, i.e. it maintains the target 
performance. For some time points, it outputs a slightly lower 
speed for a short time period (e.g. <5s). However, considering 
the synapses associated with neuron #2 are significantly dam-
aged (e.g. 40% in this experiment), this performance degrada-
tion is acceptable; the principle is that the system can adapt and 
repair to maintain a level of graceful degradation in perfor-
mance. In particular, this performance is much better than the 
traditional fault-tolerant approaches, e.g. the performance deg-
radation is ~9% for the fault rate of 20% in the approach of 
[24]. 
In the fourth experiment, the fault rate of neuron #2 is in-
creases to 80% (severe level). The results are given by Fig. 8. It 
can be seen that after faults occur (i.e. at time step 200s), the 
healthy synapse (e.g. the tenth synapse) of the neuron #2 is 
enhanced to have a much higher transmission PR value of ~0.5 
due to the feedback from the astrocyte facility seeking signifi-
cant repair of the remaining healthy synapses in the system. 
The DSE of neuron #2 has a slight decrease which is an ex-
pected behaviour as defined in the software model evaluation 
in [20]. The neuron #2 aims to maintain the same output (e.g. 
 
Fig. 7. Neuron #1 (blue) and #2 (red) and correponding outputs in the robot car 
under 40% fault rate. 
 
 
 
Fig. 8. Neuron #1 (blue) and #2 (red) and correponding outputs in the robot car 
under 80% fault rate. 
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~7Hz frequency) as close as possible. It has a marginal de-
crease for the spike frequencies and the average frequencies, as 
shown by Fig. 8(e) and (f). This causes the duty cycle of the 
PWM controller associated with neuron #2 to decrease from 
40% to 20%. Therefore the motor speed of the right wheel of 
the robot car is slower than the right wheel. The robot car can-
not complete the straight line moving task under the fault rate 
of 80%. Note that the fault rate of 80% is a severe level of 
damage. Even under this high fault rate, the SANN system still 
self-adapts and self-adjusts with the aim to maintaining the 
target frequency as close as possible, e.g. the actual average 
frequency is ~5Hz and the target frequency is ~7Hz. These 
experiments under different fault rates demonstrate the dynam-
ic behaviours of the SANN system and its self-repairing capa-
bility under various faulty conditions. 
The occupied hardware resource of the FPGA-based robot 
car is outlined in Table I. It can be seen that in the SANN sys-
tem, the astrocyte facility occupies the largest area, the synapse 
& neuron module is less, and DSE generator exhibits the 
smallest area overhead of the three; i.e. three key astrocyte-
neural network implementation blocks. For the FMMM, alt-
hough a FIFO is used to calculate the average frequency, its 
area overhead is not large as current high performance FPGA 
devices provide extensive memory resource. The PWM con-
troller exhibits the smallest area overhead due to its standard 
functional operation. In total, all combined components only 
consumes ~20% resource of the Xilinx Virtex-7 XC7VX485T-
2FFG1761C FPGA. The computing latency for the SANN 
system is less than 2,500 clock cycles in this approach running 
at 200MHz, which is used for one time step calculation of 
SANN system. This level of latency permits real-time pro-
cessing of input sensor data and more importantly the capabil-
ity to repair quickly.  
TABLE I. HARDWARE RESOURCE  
 
Slice 
LUTs 
Slice Registers Slice Block RAM Tile DSPs 
Astrocyte 11,394 11,666 3,552 5 42 
Synapse & Neuron 9,865 10,383 3,120 0.5 45 
DSE generator 4,353 4,688 1,394 0 14 
FMMM 65 80 40 4 0 
PWM Controller 21 20 6 0 0 
 
V. CONCLUSION 
A self-repairing robot car is presented in this paper. It used 
a spiking astrocyte-neuron network to control the motor speed. 
A real application task is used to evaluate the fault-tolerant and 
self-repairing capabilities of the robot car. This is the first time 
astrocyte-neuron network have demonstrated this capability in 
an applied application.  Analysis of the robot car demonstrated 
that it can maintain system performance under a 20% fault rate, 
and has marginal performance degradation at 40% fault rates 
and greater. It achieves a more fine-grained repair capability 
compared to the traditional fault-tolerant approaches, e.g. the 
approaches of [24], [25] have a performance degradation of 
>9% under the fault rate of 20% while our work demonstrated 
0% degradation. Future work will explore the use of sensory 
data (e.g. infrared, sonic) as input to the FPGA system and also 
optimisation of the hardware implementation for large-scale 
astrocyte-neuron networks. 
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